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ABSTRACT 
This paper compares the performance of the high frequency converter with controller 
circuit and without controller circuit. The comparison is done in term of the output 
ripple voltage and current, output voltage and current and the body diode conduction 
loss. The reason to do this research is because at high frequency, the Pulse Width 
Modulator becomes less efficient and produces higher losses, therefore there is a need 
to find a new controller. The design is tested using a synchronous rectifier buck 
converter (SRBC) circuit with a switching frequency of 1 MHz. The design and 
simulation are done with the aid of PSpice software. At the end of the research, it is 
found that the Compensator with AGD produces the best result. 
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CHAPTER 1 INTRODUCTION 
This chapter discusses the background of research work, the problem statement, the 
objectives of the project, the challenges faced during this project, the significant of 
the project, the contribution of the project and the scope of research for this project. 
1.1    Background of Research Work 
There is one controller to be studied and evaluated for this project which is the 
compensator-Adaptive Gate Drive (AGD). The controller will be observed for the 
advantages and disadvantages based on the application of the synchronous rectifier 
buck converter (SRBC) circuit. 
The operation and characteristics of the mentioned controller will be observed 
and analyzed through the output results. SRBC is chosen because it is widely used in 
the industry for lower power conversion. The switches in the SRBC are connected to 
the compensator and the respective gate drive which is the AGD. The performance of 
the SRBC with the application of the controller will be observed. The switching 
frequency used is 1 MHz. 
1.2    Problem Statement 
Previously, SRBC circuits used pulse width modulators (PWM) as the gate drive. 
However, as the switching frequency increases to MHz range, the PWM method can 
no longer cater as an efficient gate drive. The change of frequency to a higher range 
causes higher turn-on and turn-off losses leading to lower efficiency and higher 
power loss of the gate drivers. The controller circuit to be studied is the compensator-
AGD. The study of the controller needs to be conducted thoroughly so that the 
substantial differences between PWM controlled and the controller could be observed 
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1.3    Objectives 
The objectives of this project are: 
1. To understand the concept and theory of controller circuits. 
2. To study the differences between controller circuits and how they work. 
3. To compare and evaluate the performance of the converter using different 
controllers. 
1.4    Challenges 
The main challenge for this project is to implement the controller circuits and find 
correct value of each parameter used. The proposed design needed to be designed 
carefully so that the optimum result could be obtained. Time constraint is also one of 
the challenges to complete this project. 
1.5    Significant of Project 
The resultant output of the SRBC is observed based on the implementation of the 
three controller circuits. The results are then analyzed so that the best controller 
circuit could be obtained from the study. Thus, the implementation of the new 
controller circuit could increase the efficiency of the SRBC. 
1.6    Contribution of Work 
The study contributes to the decision of the most suitable control circuit to be 
implemented to the high frequency converters.   
1.7    Scope of Research 
In this study, the evaluations for the controller are narrowed down to the average 
output voltage and current, body diode conduction losses and output ripple peak-to-
peak current and voltages of the controller. All the circuit parameters are calculated 
based on the SRBC conduction mode which is in continuous conduction mode 
(CCM).  
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Figure 1: The block diagram of the research 
 
Figure 1 shows the block diagram of the SRBC. This block diagram represents the 
main focus for the project is which the controller part that will be connected to the 
switches S1 and S2 of the converter. The controller will be evaluated accordingly and 
the results will be analyzed thoroughly. 
 
SRBC 
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CHAPTER 2 LITERATURE REVIEW 
Chapter 2 is mainly about the literature review which was conducted to understand 
the operation of the controller and to gain an insight on the differences between them. 
The design of the controller is also done based on the literature review conducted in 
this chapter. 
2.1    Pulse Width Modulation (PWM) 
Pulse width modulation is a common technique used to control power converters. The 
technique had been developed for more than 40 years and is applied as the gate driver 
in converters which is used to drive the MOSFET to the ON or OFF position so that 
the desired output could be obtained.  
 
 
Figure 2: SRBC circuit. 
Figure 2 shows the SRBC circuit. The operating principle of the PWM is that the 
output voltage of the SRBC, Vo is compared with the Vref  of the PWM where Vref is 
the desired voltage to be supplied to the system. When Vo < Vref, M1 at SRBC turns on 
for inductor charging and when the Vo > Vref, M2 at SRBC turns on for inductor 
discharging. The duty cycle controls the on-time and the off-time of the transistors to 
regulate the output voltage, Vo. [1] 
 
Vo 
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There are two types of PWM which is the analog PWM and the digital PWM. The 
analog PWM uses the triangular waveform to be compared with the Vref while the 
digital PWM uses the digital representation of Vref ..[1] 
 
 
Figure 3: Example of analog PWM signal[2] 
Figure 3 shows the example of the generation of the pulse width by comparing the 
triangular voltage with the Vref. The pulse width can be varied by varying the Vref  and 
the output voltage generated depends on the swing voltage applied to the comparator.  
 
Figure 4: The generation of PWM signal [3]. 
 
Figure 4 shows that the PWM signal is generated by comparing the carrier signal with 
the command signal which is the output voltage from the SRBC at the comparator.  
 
PWM is an accurate system because the signal remains digital from the processor to 
the controlled system therefore, no analog-to-digital conversion is needed. Thus, the 
noise effects will be minimized and will not be enough to affect the system. [4,5] 
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An accurate design of the PWM is required specifically for the gate driver application 
because the range of the gate voltage must be higher than the threshold voltage to 
ensure that it turns on with sufficient charge. At high frequency switching, PWM 
produces high harmonic distortion and noise, thus making the design more complex 
and less desirable. This is the cause for the study to find the best controller circuit for 
the high frequency converters.   
2.2    Synchronous Rectifier Buck Converter 
SRBC is a modified version of the buck converter circuit where the diode, D, in the 
buck converter is replaced with a second switch. By replacing the diode with a second 
switch, the efficiency of the SRBC is more than the conventional buck converter [4]. 
Figure 5 and 6 show the conventional buck converter circuit and the SRBC circuit.  
 
 
Figure 5: Conventional Buck Converter 
 
Figure 6: Synchronous Rectifier Buck Converter 
Figure 5 and 6 show the conventional buck converter compared with the SRBC. In 














C1 R1 Iout 
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The SRBC is advantageous compared to the buck converter because: 
1. It allows bi-directional power flow. 
2. Its efficiency is increased due to the less on-state voltage drops of M2 than forward 
voltage of diode. 
 
However, by replacing the diode with M2, there is a chance that the performance of 
the converter at light load to decrease. Light load is where the converter is operating 
with small load current. This shows that the SRBC can operate at higher switching 
frequency but will produce lower performance at low output power. The lower switch 
usually costs more than the freewheeling diode in the buck converter. The complexity 
of the converter is also increased by the need for a complementary-output switch 
driver. [6] 
 
The operation of the SRBC is simple where the inductor is controlled by two 
switches, M1 and M2. The switches alternate the inductor from connecting to the 
source voltage where the inductor is charging and to the load where it is discharged. 
The SRBC runs in two conduction modes namely the Continuous Conduction Mode 
(CCM) and the Discontinuous Conduction Mode (DCM). The CCM is where the 
current in the energy transfer inductor never goes to zero between the switching 
cycles while the DCM is where the current through the inductor falls to zero during 
part of the period. [6] 
2.3    Adaptive Gate Drive (AGD) 
AGD is a control scheme which was introduced to overcome the limitation in the 
PWM. It uses a control loop which includes a digital delay line where it senses the 
drain to source voltage, vds of the M2 and adjusts the digital delay line according to 
the amount of delay that should be applied to turn on M2. Therefore, M2 only turns on 
when the switch node voltage is equal to zero. [7] The AGD control scheme is shown 
in Figure 7.  
   8 
 
Figure 7: Digital Delay Line for AGD Control Circuit [7] 
Figure 7 shows the digital delay line for AGD control circuit. The circuit consists of 
logic gates which are the NOT, AND and OR. AGD is connected to the switch M2 of 
the SRBC. AGD takes the input from the switch node and compares it with the Vref 
and the output of the AGD will give supply to the switch M2.   
 
The advantage of AGD is where it can reduce the dead time, TD, but at the same time 
not making it too small which may damage the component. The dead time is a time 
gap where no signal is applied to the MOSFET [7]. AGD can adjust the delay 
according to the type of MOSFET. However, the disadvantage of AGD is the 






Figure 8: The dead time 






  tD   tD 
M2 OFF 
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2.4    Compensator 
The compensator is important for a system performance as it functions to control the 
turn on and turn off M1 with respect to Vo. The compensator is used to determine the 
low values of compensation capacitors to stabilize the system. Compensator system 
has an advantage of the ability to reach high switching frequency, fs, which can lead 
to designing high bandwidth loop compensation.  
 
 
Figure 9: Type III Compensator. [13] 
Figure 9 shows the compensator. The compensator consists of a comparator, 
capacitors and resistors. Type III compensator is applied at M1 to compensate the high 
fs synchronous converter in shaping the profile with gain with respect to the frequency 
so that two zeros for phase boost of 180º could be utilized. [2,8] The input for the 
compensator is the output voltage, Vo, from the SRBC which is used to be compared 
with the Vref for the SRBC.  
2.5    Body Diode Loss Pbd 
The body diode conduction occurs when the switch M1 is turned on and M2 is turned 
off, the energy will be transferred to the load. When TD is applied, there is a delay 
between M1 turn-off and M2 turn-on. During this delay, the inductor current keeps 
flowing through the body diode of M2 due to the inductive load. After TD ends, M2 
will then turn on. Figure 10 shows the body diode conduction effect. For a higher TD, 
the body conduction effect will be longer. This has a degrading effect because it 
contributes to losses which is known as the body diode losses, Pbd.[5] 
 




Figure 10: Body diode conduction effect.[5] 
The equation for the body diode losses is as stated below. [5] 
 Body diode loss, Pbd 
                      (    )     (    )       (1) 
Assuming that    (    )     (    ), 
                             (2) 
 where: 
 Vf=body diode forward voltage drop 
 Iout=output current 
 fsw=switching frequency 
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Table 1: The comparison between controllers. 
Controllers Issues Advantages 




 cannot be easily predicted. 
 Complex design. 
 Adjustment of delay made 
adaptively. 
 
Table 1 shows the comparison between the PWM and the AGD. The advantages and 
disadvantages of each controller are viewed in this table.  
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CHAPTER 3 METHODOLOGY 
This chapter discusses the methodology for this project which starts with the 
flowchart, followed by the circuit design and schematic for the controller. This 
chapter also discusses analysis methodology. 
3.1    Flowchart 
The flowchart for the project is as Figure 1.  
 
 
Figure 11: Flowchart of the project 
Figure 11 shows the flowchart for this project. Each part is explained below. 
3.1.1    Research on Controller Designs 
Various controller designs to be used with the high frequency converter were studied 
by referring to journals and books to understand about the working principle properly. 
The designs were studied and compared in term of the advantages, disadvantages, 
functionality and suitability.  
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3.1.2    Circuit Design 
The circuit for each controller circuits was design by calculating the parameters to be 
used in the simulation. The parameters must be correct to ensure that the results 
obtained are correct. All of the controllers were designed to be able to cater to the 
switching frequency of 1 MHz.  
3.1.3    PSpice Simulation 
After the circuit designing was completed, the circuit was simulated in the PSpice so 
that the output of the SRBC could be observed and the results could be obtained and 
analyzed. The simulation could also show that the calculated parameters earlier were 
correct or needed to be repaired. In case the result is not satisfactory, the process is 
repeated where the parameters will be calculated again so that the result obtained 
fulfills the project requirement. 
3.1.4    Results Analysis 
The results obtained from the simulation will be analyzed to see the average output 
voltage and current, output ripple voltage and current and to calculate the body diode 
conduction losses. The result for each controllers will be compared to see which one 
of the controllers is the best controller to be implemented with high frequency 
converters. 
3.1.5    Documentation 
The documentation is where all the research work, methods and outcome of the 
project is documented. This is so that the progress of the project could be seen and to 
ensure that it can be a reference for other people.  
The whole progress for the whole project is as stated in APPENDIX A and 
APPENDIX B. 
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3.2    Software Required 
Since this project is simulation based, there are no other tools required. The 
simulation software used in this project is the PSpice Software. The details of the 
software are shown in Table 2. 




Developer Cadence Design System Inc. 
3.3    Circuit Schematics 
SRBC and compensator with AGD are used and designed in this project. The related 
topologies, selection of suitable components, parameters and calculations will be 
determined.  
The circuits that will be designed in this project are: 
1. SRBC 
2. SRBC with compensator-AGD. 
Both circuits will be tested using the switching frequency, fs, of 1 MHz.  
  15 
3.3.1    SRBC 
 
Figure 12: SRBC circuit schematic 
Figure 12 shows the schematic of the SRBC used in this project. The value of 
inductor, capacitor and resistor for this circuit are calculated based on the designed 
Eq. (3) to Eq. (8) [9-12]. The PWM setting for both M1 and M2 are based on Table 3. 
 Induction voltage,       
  
  
              (3) 
 Output Ripple Voltage,     ( )  
    ( )  
   
     (4) 
 Inductor Ripple Current,     ( )            ( )    (5) 
 Output Inductor,       
       
    ( )
      (6) 
 Output Capacitor,    
    ( )
       
      (7) 
 Output filter cut-off frequency,    
 
  √    
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Table 3: Simulation Parameters for SRBC 
Components Parameter Settings in PSPICE simulator and Component used. 
PWM1 
V1=0, V2=5V, Td = 0ns Tr = 5ns, Tf = 5ns, PW = 240ns, PER= 
1000ns 
PWM2 
V1=0, V2=5V, Td = 265ns, Tr = 5ns, Tf = 5ns, PW = 710ns, PER= 
1000ns 
Vin 12 V 
M2 IRFP250 
M1  IRFR9212 
R1 1 Ω 
L1 10 µH 
C1 0.375 µF 
 
Table 3 shows the simulation parameters for SRBC for fs of 1 MHz. These parameters 
are applied to the simulation in the PSpice software. 
3.3.2    SRBC with Compensator-AGD 
 
Figure 13: SRBC-Compensator-AGD schematics. [6]  
Figure 13 shows the schematics for the SRBC with compensator and AGD. The 
parameters for the compensator will be determined by the following several 
guidelines:[13-15] 
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a) Rinput value is chosen between 2 kΩ to 5 kΩ. 3 kΩ is chosen for the 
purpose of this project. 
b) A gain, (Rz2 / Rinput) is selected. Rz2 is calculated using equation (9) where 
the desired bandwidth, DBW is 0.3 from fs.  
     
   
   
            (9) 
c) The zero is then positioned at 50% of the output filter double pole 
frequency, FLC. The parameter Cz2 is now obtained.  
     
 
        
      (10) 
d) The first pole is placed at the ESR zero frequency, FESR to determine the 
Cp1 value.      
     
 
(             )  
     (11) 
e) The second pole at half fs and second zero are set at the output filter 
double pole. Therefore, the value of Rz3 and Cz3 could be calculated.[15] 
     
      
(
   
    
)  
     (12)  
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Table 4: Simulation Parameters of SRBC with compensator-AGD. [2] 
Components Parameter Settings in PSPICE simulator and Component used. 
Cz3 1.93 nF 
Cp1 1.63 pF 
Cz2 383.68 pF 
Rz2 34.62 k Ω 
Rz3 164.49 Ω 
Rinput 3 kΩ 
Comp_A, Comp_B MAX942CPA/MXM 
Not_GateA 7404 
And_GateA 7408 
Vref 5 V 
Vref1 3 V 
Vref2 4 V 
Vin 12 V 
M2 IRFP250 
M1  IRFR9212 
R1 1 Ω 
L1 10 µH 
C1 0.375 µF 
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3.4    Analysis 
After all simulation has been done and the results are obtained, the results are then 
analysed to get the output ripple voltage, Vop-p, output ripple current, Iop-p, average 
output voltage, Vo(avg), average output current, Io(avg), and body diode conduction loss, 
Pbd. The results are then tabulated to see the differences between the controller 
circuits and to select which is the best controller to be applied to the converters.  
3.4.1    Output Ripple Voltage 
The output ripple voltage is calculated using Eq. (20) 
      ( )   
          
         
 
            (20) 
3.4.2    Output Ripple Current 
The output ripple current is calculated using Eq. (21) 
      ( )   
          
          
 
            (21) 
3.4.3    Average Output Voltage 
The average output voltage is calculated using Eq. (22) 
      
         
 
        (22) 
3.4.4    Average Output Current 
The average output current is calculated using Eq. (23) 
      
         
 
        (23) 
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3.4.5    Body diode conduction loss 
 
Figure 14: Node Voltage of SRBC. 
Figure 16 shows the node voltage for SRBC. The figure shows where the body diode 
conduction time, Tbd is and where the forward voltage, Vf is. The Tbd and Vf are 
important because the values are used to calculate the body diode conduction loss, Pbd 
as seen in Eq. (24).[4] 
                (   )          (24) 
Tbd 
Vf 
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CHAPTER 4 RESULTS AND DISCUSSIONS 
This project focuses on the comparative study between multiple controller designs 
which are to be applied to the high frequency converters. The output circuit used is 
the SRBC and the controller circuits applied is the AGD. The compensator is attached 
to the switch M1 of the SRBC while the controller circuit is applied to the switch M2.  
The graphs that show the output voltage, Vo, output current, Io and ripple current, 
Iripple are analyzed to compare the results between the controller and the SRBC 
without any controller. Here, the controller with the least body diode conduction loss 
Pbd is chosen.  
4.1    Circuits Results 
4.1.1    SRBC 
 
Figure 15: PWM of SRBC 
Figure 15 shows the PWM of the SRBC. As can be seen from the figure, the switches 
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Figure 16: Inductor current for SRBC 
Figure 16 shows the inductor current for the SRBC circuit without any controller. 
During the switching of M1 to M2, the current did not go to zero which satisfies the 
condition that the simulation was done in CCM mode. 
4.1.2    SRBC-Compensator-AGD 
 
Figure 17: PWM of SRBC-Compensator-AGD 
Figure 17 shows the PWM of the SRBC with Compensator and AGD. The switches 
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Figure 18: Inductor current for SRBC-Compensator-AGD 
The inductor current for the SRBC-Compensator-AGD also did not go to zero during 
the switching from M1 to M2. This corresponds to the CCM mode that the circuit is 

























IL1 = 0.431 A 
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4.2    Comparison between controller circuit outputs 
The comparison will be done in term of the output voltage and current, output ripple 
voltage and current, and the node voltage to find the body diode conduction loss. 
4.2.1    Output Voltage, (Vo) for SRBC and SRBC-Compensator-AGD 
 
Figure 19: Output Voltage for SRBC 
 
Figure 20: Output Voltage for SRBC-Compensator-AGD 
Figure 19 and 20 show the output voltage of multiple controller circuits. Figure 19 
shows the output voltage from SRBC while Figure 20 shows the output voltage from 
SRBC with compensator and AGD controllers. The average output voltage for Figure 
19 is 2.16 V. The ripple percentage is 0.28%  (
(             )
(
             
 
)
     ). As for 
Figure 20, the average output voltage is 2.60 V while the output ripple voltage is 
0.16%  (
(             )
(
             
 
)
     ).  
Vop-p (%) = 0.28% 
Vop-p (%) = 0.16% 
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4.2.2    Output Current, (Io) for SRBC and SRBC-Compensator-AGD 
 
Figure 21: Output Current for SRBC 
 
Figure 22: Output current for SRBC-Compensator-AGD 
Figure 21 and 22 show the output current from multiple controller circuit and are 
divided to Figure 21 which is from SRBC and Figure 22 which is from SRBC with 
compensator and AGD controller circuit. From Figure 21, the average output current 
is 2.16 A and the percentage ripple current is 0.28%  (
(             )
(
             
 
)
     ). 
From Figure 22, the average output current is 2.60 A and the percentage ripple 
current is 0.15%  (
(             )
(
             
 
)







Iop-p (%) = 0.28% 
Iop-p (%) = 0.15% 
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4.2.3    Node Voltage, (Vnode) for SRBC and SRBC-Compensator-AGD 
 
Figure 23: Node Voltage from SRBC 
 
Figure 24: Node voltage from SRBC-Compensator-AGD 
Figure 23 shows the node voltage from SRBC where it can be seen that there is a 
body diode conduction time which is for 69 ns. There is also forward voltage, Vf = -
696.976 mV. On the other hand, in Figure 24 which is from the SRBC with 
compensator and AGD control circuit, no forward voltage is present and therefore 
there is no body diode conduction time. For Figure 23, the body diode conduction 
loss, Pbd is   207.75 mW. For Figure 24, there is no body diode conduction loss as 






Tbd (403.043 µs – 402.981 
µs) 
Vf = -696.976 mV 
Vf = 0 V 
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4.2.4    Comparison between controller circuits 
Table 5: Comparison between SRBC and SRBC-Compensator-AGD circuits. 
 SRBC SRBC with compensator and AGD Difference 
Vo (avg) (V) 2.16 2.60 20.37% 
Io (avg) (A) 2.16 2.60 20.37% 
Vop-p (%) 0.28 0.16 -57.00% 
Iop-p (%) 0.28 0.15 -53.57% 
PBD (mW) 207.75 0 - 
 
Table 5 shows the tabulated comparison between multiple controller circuits and 
conventional SRBC. From the table, it can be seen that the average output voltage and 
current for SRBC with compensator and AGD improved by 20.37% from SRBC. The 
output ripple voltage increased by 57% for the SRBC with compensator and AGD 
compared to the SRBC while the output ripple current increased by 53.57%. The 
body diode conduction loss for the SRBC with compensator and AGD also increase 
drastically to no loss at all. Therefore, it can be concluded that the SRBC with 
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CHAPTER 5 CONCLUSIONS 
From this project, it can be concluded that the concept and theory of controller 
circuits were successfully understood and applied. The differences between each 
controller circuits were also studied and analyzed successfully. The best controller 
was found to be the Compensator-AGD because it produces less loss and has the 
highest output voltage and current. 
More research could be done to find a more accurate result as the switching sequence 
was not very accurate during the study for this paper. The current results are still not 
perfect and could be improved in the future. The research could focus on the 
switching sequence and also the node voltage to produce a better result. 
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APPENDIX A 

















No. Detail/ Week 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
1 Selection and Confirmation of Project Title         M       S 
         I       T 
2 Literature review         D       U 
                D 
3 Submission of Preliminary Report         S       Y 
         E       / 
4 Circuit design I (Compensator with AGD)        M       E 
         E       X 
6 Circuit Design II (compensator with PGD)        S       A 
         T       M 
7 Literature review on compensator        E        
         R       W 
8 Circuit Design III (compensator with MPPT)               E 
         B       E 
9 Submission of Interim Draft Report        R       K 
         E        
10 Submission of Interim Final Report        A        
         K        
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APPENDIX B  














No. Detail/ Week 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
1 Circuit design and testing I (SRBC-Compensator-AGD)         M       S 
         I       T 
2 Circuit design and testing II  (SRBC-Compensator-PGD)        D       U 
                D 
3 Circuit design and testing III (SRBC-Compensator-MPPT)        S       Y 
         E       / 
4 Submission of Progress Report        M       E 
         E       X 
6 Analysis         S       A 
         T       M 
7 Submission of Draft Report        E        
         R       W 
8 Submission of Technical Paper               E 
         B       E 
9 Submission of Final Report        R       K 
         E        
10 Submission of Final Report (Hardcover)        A        
         K        
